


8700 E. Thomas Road Scottsdale, AZ 85252 PH: (602) 941-6433 FAX: (602) 947-1503

USB0805C

Universal Serial Bus Data Line Voltage Suppressor



FEATURES

data rate signal lines.

- Ultra Low Capacitance
- Ultra Low Leakage
- Protects one line pair
- Bidirectional construction
- Standard SO-8 Package

MAXIMUM RATINGS

- Operating Temperature: -55°C to + 150°C
- Storage Temperature: -55°C to +150°C
- Peak Pulse Power: 300 Watts (8/20 μsec, Figure 2)
- Pulse Repetition Rate: <.01%

ELECTRICAL CHARACTERISTICS PER LINE PAIR


Characteristics @ 25°C Unless otherwise specified


Part Numbers	Device Marking	Stand- off Voltage V WM Volts	Breakdown Voltage V(BR) @I(BR)=1mA Volts	Clamping Voltage VC @ 1 Amp (Figure 1) Volts	Clamping Voltage Vc @ 5 Amp (Figure 1) Volts	Leakage Current ID @ Vwm mAmps	Leakage Current ID @ 3.5 V mAmps	Capacitance (f=1 Mhz) @ 3.5 V pF
		MAX.	MIN.	MAX.	MAX.	MAX.	TYP.	MAX.
USB0805C	U5C	5.0	6.0	9.8	12.5	5	.05	5*

Designed specifically for protection from ESD across signal lines using the new Universal Serial Bus (USB) protocol. Protects from ESD per the conditions stated in IEC 1000-4-2 and EFT per

IEC1000-4-4. Ultra low capacitance minimizes signal attentuation while ultra low leakage current increases battery life for laptops and other portable systems. Applicable for ESD protection on all fast

^{*} Capacitance per protected wire





DATA SHEET #: MSC0323A

DATE: 09/30/97

Application Notes for the USB0805C

Application

USB0805C transient voltage suppressors (TVSs) are designed to protect Universal Serial Bus (USB) I/O ports from damage or latch up caused by ESD. These TVS devices protect two signal lines from each line to ground with typical placement as shown in figure 1. Devices may be used for ESD protection across lines handling data at rates up through 25Mb/s.

Low Capacitance

The low capacitance of this device presents minimal attenuation to 12 Mb/s high data rate USB signals. This low capacitance is achieved by placing a specialized low capacitance diode in series with the inherently high capacitance 5V TVS chip as shown in figure 2a. A second string in antiparallel, figure 2b, provides bidirectional protection. The net effect is as shown in figure 2c. The combined capacitance of both lines is 5pf max.

Pin interconnections made external to the package link these strings as shown in the circuit diagram (front page) and in figure 3. Pins 1 and 2 are matched to 7 and 8 for one bidirectional line protector and pins 3 and 4 are matched to 5 and 6 for the second bidirectional line protector as illustrated in figure 3.

Minimizing L(di/dt) Effects

Optimum suppression of fast rise ESD zaps can be realized only by maintaining near zero parasitic lead inductance to minimize L(di/dt) effects. Direct connective paths of the "signal in" and "signal out" traces are virtually noninductive since contact is made at the TVS mounting pad. This provides Kelvin contacts, thus eliminating parasitic inductance effects.

Ground (common) termination pads should tie directly to a ground plane on the board for best results. A long, narrow ground conductor should be avoided since it adds parasitic impedance reducing the protection provided by the TVS.

Mounting

Locate the USB0805C ESD protector as close as possible to the I/O socket leading to the USB I/O component as illustrated in figure 1 to minimize radiation from the transient as it is directed to ground.




Figure 3. Opti

USB
I/O Device

Socket

Plug

To

Peripheral

Circuit Board

Figure 1. Typical TVS Placement





Figure 2. Low Capacitance



DATA SHEET #: MSC DATE: 09/30/97